A wide dynamic range and a high sensitivity are often incompatible with each other in analog circuits, such as signal converters or amplifiers. In this paper, we present a method of developing current-to-voltage converters featuring both. It comprises two current-to-voltage conversions. One is to convert the DC component, i.e. the average level of the current input, into a voltage with a nonlinear compression. The other is to apply a "linear" conversion to the signal component of the input current.
use of a current memory for the automatic tuning of the bias level and the dependency of the MOS drain-source resistance on the current level for the gain adaptive to the input. As the circuit involves an analog switch, making the switching noise low is a critical issue to secure a good operation.
In this paper, a method of developing wide dynamic range and high sensitivity current-to-voltage converters is presented. It is based on the same principle of the shiftable "narrow range of high sensitivity" described above. This method is two-fold. The first is to separate the DC component of the input current from the signal one by a low-pass current filter. The DC current is used, after a compression, to set up the device bias. The second is to convert the input current signal component, not the DC one, into a voltage signal with an adaptive gain. A design example using this method and the simulation results are also presented. The basic scheme of the work in its early stage has been briefly reported in [6] . The present paper aims at providing the readers with a comprehensive grasp of the method and its fundamentals, and that of the practical designs with details.
II. Description of the proposed method

2-1
Principle and the basic scheme
The input current of a current-to-voltage converter can be expressed as i IN It is usually the case that (a) i in << I IN and (b) i in with a higher I IN is statistically greater than i in with a lower I IN . The components of the input current are to be converted differently so that each of them can be used for different purposes. The "main" conversion is that of the small signal component and a high gain is needed for a high sensitivity. The DC one of the input current is to be converted into a DC voltage for the circuit biasing to be adaptive to the input level, and a compression is evidently needed if the current varies over a wide range, e.g. from 1 nA to 100 µA, while the bias voltage should be confined within a window of less than 1 V. 
A low-pass filter can be built based on a current mirror, as shown in Fig. 2 [6] , in which the time constant τ = C/g m1 ,with g m1 being the transconductance of N 1 , is greater than 1/f min , where f min is the lowest frequency component of the signal i in . This circuit can also provide a logarithmic compression of I IN at the node V gn , if the current of N 1 is weak enough to drive the device in the weak inversion region. If the transistors are matched, the drain voltage of N 2 , the NMOS in the right side, should be equal to V gn . Using the current-mirror-based low-pass current filter, we propose a basic circuit structure, as shown in Fig. 3 [6] , for a wide dynamic range and high sensitivity current-to-voltage conversion. In this circuit, two copies of the input current i IN 
However, if the current level I IN ' changes, the voltages will be modified, making the resistances change.
A lower I IN ' results in higher r dsP2 and r dsN2 , which makes a strong r m (I IN ) to a weaker input current.
Thus, the conversion gain is adaptive to the signal. Consisting of only five transistors, the circuit shown in Fig. 3 can be expected to perform a low-pass current filtering, a logarithmic compression of the DC component and a current-to-voltage conversion with a variable gain. In the next sub-section, an analysis of its performance is presented and the design of a complete circuit for a wide dynamic range and high sensitivity conversion proposed.
2-2 Design example and analysis
The basic scheme shown in Fig. 3 illustrates how the proposed method can be applied in CMOS circuit design. For a given dynamic range, one needs to take the following issues into consideration.
• The condition for the low-pass filtering, τ = C/g m1 > 1/f min . It should be noted that g m1 is determined
by the size of the transistor N 1 and the current flowing in it. If the current gets very strong, 1/g m1 may become too small for the condition to be satisfied, making the upper limit of the current range.
• The minimum current in each of the transistors. It determines the lower end of the current range.
• The voltage limit for V gp and V gn . All the transistors in Fig. 3 need to operate in the saturation region, which may not be the case if (V DD -V gp ) or V gn gets too large.
• The speed concern of the circuit. The time constant τ needs to be large for a good low-pass filtering.
However, if τ is too large, the circuit may not able to adjust its biasing point quickly to respond to a fast change of the input DC level, in particular, when the current is at the lower end of its range.
The most critical issue is to make τ = C/g m1 > 1/f min in the current filter, as it concerns the quality of the separation of the DC current from the signal current. One can look into the two elements, C and g m1 , and their dependencies on the input current. The capacitance C could be voltage dependent, but as V gs , the voltage across C, is not going to change in a large scale when the current changes, C is relatively stable and not sensitive to the current variation. The transconductance g m1 , however, depends very much on I N1 that is, in its turn, dependent on i IN . The dependency of I N1 on i IN needs to be reduced in order that g m1 will be made less i IN -dependent. As I N1 is the DC component of i P1 , if i P1 is made to vary in a smaller scale than i IN , the variation of I N1 will be down-scaled, making g m1 less sensitive to i IN . Let us define the scaling factor k = i P1 /i IN , i.e. k = I N1 /I IN if the low-pass filter functions correctly, and make k < 1 in a linear or nonlinear manner described as follows.
1. A linear down-scaling can be done by setting the size ratios of PMOS transistors P 1 and
The dependency of g m1 on i IN is then down-scaled by a factor of k. A smaller value of k makes a stronger down-scaling and more extension of the upper end of the input current range. However, one should also take the lower end of the current range into consideration while selecting the value of k. If the minimum input current is, for instance, 0.1 nA and k = 0.1, the currents in the transistors P 1 , P 2 , N 1 and N 2 will be in the level of tens of pico-Amperes that may be too low to drive the MOS device properly and result in a poor signal-to-noise ratio. Also, the operation speed would suffer in this case.
2. A desirable down-scaling is nonlinear with k variable according to the level of the input current i IN .
As g m1 increases with the current, the concern of the filtering condition τ = C/g m1 > 1/f min arises when the input current i IN is in the upper part of its current range. If i IN is in the lower part of the range, the critical issue is to make the circuit sensitive enough to respond to the weak signal current i in , instead of τ > 1/f min . Therefore, one would wish the down-scaling factor to be dependent on I IN and it should be effective only when i IN is above a certain level.
A nonlinear down-scaling can be implemented by adding a current bypass branch controlled by the level of the input current. In the example shown in 
III. Simulation results
The circuit shown in Fig. 6 has been simulated using Hspice with the transistor models of a 0.18 µm In the circuit shown in Fig. 6 , the DC currents in the transistors P 0 , P 1 , and P 2 are determined by I IN , the DC level of the input signal i IN , and the aspect ratio of the transistors that are listed in The simulation waveforms of the circuit shown in Fig. 6 are illustrated in Fig. 7 . They demonstrate that the circuit is able to respond to the variation of the input current over the entire range. 8. It illustrates the shiftable "narrow range of high sensitivity" characteristics described in Section I.
Using these results, the conversion gain, defined as the ratio of the amplitude of v out to that of i in , are presented in Table 2 the characteristic curve will be shifted rightwards and its slope will be reduced. The ratio of the amplitude of v out to that of i in for each set of (I IN , h) is calculated and presented in Table 2 . The dashed line indicates a characteristic curve that a logarithmic current-to-voltage converter could have. The deviation of V OUT from V gn could make P 2 or N 2 out of the normal operation in the saturation region, in case of a strong v out , and thus causes a signal distortion. This DC mismatch, however, can be corrected by injecting a DC current into, or removing it from, the drain of N 1 to compensate I N1 in such a way that I IN ', the mirrored copy of I N1 , is equal to the DC component of the current in P 2 . Evidently, when the correction is done, i.e.V OUT being brought back to the level of V gn , the compensated I N1 needs to be maintained. The transistor N 4 shown in Fig. 5 is not able to provide a DC current for the It should be noted that the low-pass current filter involves the capacitance C made of a large drainsource grounded NMOS transistor in order to operate at an input current level of 411 µA. Such a large device makes the circuit too bulky to be placed in a pixel of an image sensor. However, in a CMOS image sensor, the current delivered by a tiny photodiode could hardly reach any micro-Ampere level and the input range is shifted toward a much lower end. If the proposed current-to-voltage converter is used in such a sensor, the capacitance can be made much smaller. Another issue to be noticed is the nonlinear nature of the conversion. This conversion is globally nonlinear and locally "linear". The compression of the DC component, by means of the device nonlinearity, permits the wide input range.
The "linear" high gain conversion, is based on the linearity of MOSFET drain-source resistances in the saturation mode when the DC component of the input current is fixed. However, like all the other cases of using nonlinear devices for "linear" operations, this linearity is limited. Moreover, the drain-source resistances of the transistors of the same design but placed in different places can not be exactly identical. If the circuit is used in a CMOS image sensor, the converters in different locations will have non-uniform outputs while the input is uniform. A compensation for this mismatch requires more research efforts.
IV. Conclusion
The work presented in this paper aims at solving the problem caused by the conflict of dynamic range and sensitivity in current-to-voltage conversion circuits. The proposed solution is to employ a low-pass current filter to separate the DC component from the signal one of the input current, to use the DC one, after a compression, for an input-dependent biasing, and to convert the signal one with an adaptive gain.
This solution can be easily implemented in a CMOS circuit. A current mirror consisting of a transistor pair can be used as such a filter if its time constant is made to satisfy the low-pass filtering condition.
This time constant is current-dependent. But the dependency can be reduced by applying the current down-scaling proposed in this paper. The compression function is based on nonlinear currentdependent characteristics of MOS transconductance. The voltage resulting from this compression is biasing the MOS transistors that determine the conversion gain applied to the signal component, which makes the gain adaptive to the input current. A design example of the proposed current-to-voltage conversion has been provided and its performance evaluated by the simulation with CMOS 0.18 µm models. The results have shown that the circuit is able to operate with an input current varying over a range of 5 decades. It is sensitive enough to respond to a current signal of a fraction of a nano-Ampere.
A conversion gain is almost constant if the DC level of the input stays the same, and decrements if the level increments, which allows the circuit to detect the signal current when it is in the higher end of the 5-decade range without saturation.
Besides the dynamic range and sensitivity, the converters designed with the proposed method feature low power dissipation. The biasing currents are the DC component of the input current and its copies, if the current in the voltage shifter in Fig. 6 can be ignored. It should also be mentioned that, unlike many current-mode circuits, these converters do not need clock and switches, and the conversion is performed on a continuous time basis. Thus the problems such as switching noise and preparation phases do not arise. Moreover, sparing from clocks makes the circuits to spare from many clock-related problems and facilitate their applications. Furthermore, to reduce the effect of device mismatch, a DC current compensation method has been presented in this paper and its effectiveness verified by the simulation results.
